550899

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



A COLUMN A C

(43) International Publication Date 7 October 2004 (07.10.2004)

PCT

(10) International Publication Number WO 2004/086133 A1

(51) International Patent Classification7:

G02F 1/136

(21) International Application Number:

PCT/KR2004/000702

(22) International Filing Date: 27 March 2004 (27.03.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10-2003-0019613 28 March 2003 (28.03.2003) K


- (71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO. LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): KIM, Dong-Gyu

[KR/KR]; 523-1305, 1167, Poongduckcheon-ri, Suji-eup, Yongin-si, Gyeonggi-do 449-840 (KR).

- (74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33 Yoksam-dong, Kangnam-Ku, Seoul 135-080 (KR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,

[Continued on next page]

(54) Title: LIQUID CRYSTAL DISPLAY AND THIN FILM TRANSISTOR ARRAY PANEL THEREFOR



(57) Abstract: A thin film transistor array panel is provided, which includes: a gate line, a gate insulating layer and a semiconductor layer sequentially on a substrate; a data line formed on the gate insulating layer and including a source electrode; a drain electrode formed at least in part on the semiconductor layer, a color filter formed on the data line and the drain electrode and having a first opening exposing the drain electrode at least in part; a light blocking layer formed on the color filter; a passivation layer formed on the color filter and the light blocking layer and having a contact hole exposing the drain electrode through the first opening of the color filter; a pixel electrode formed on the passivation layer and contacting the drain electrode through the contact hole; and a spacer formed on the passivation layer and disposed opposite the light blocking layer.

WO 2004/086133 A1



GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

with international search report